

USP - ICMC - SSC
SSC 0610 - Eng. Comp. - 2o. Semestre 2010

Disciplina de Organização de Computadores I

Prof. Fernando Santos Osório

Email: fosorio [at] { icmc. usp. br , gmail. com }

Página Pessoal: <http://www.icmc.usp.br/~fosorio/>

Estagiário PAE Maurício Dias - Email: [maccddias \[at\] gmail.com](mailto:maccddias@gmail.com)

Material on-line Wiki ICMC - <http://wiki.icmc.usp.br/index.php/Ssc-610>

Aula 04q

Agenda - Tópicos Abordados

Conteúdos Abordados:

- 1. Microprocessador 6502**
 - Arquitetura da CPU: Registradores, ULA, Barramento
 - CPU: Principais Características
 - Modos de Endereçamento
 - Principais Instruções
 - Simulador do 6502
- 2. Microprocessador Intel 8080 – Zilog Z80**
 - Principais Características

MosTech 6502 - Adotado no Apple II

Microprocessador de 8 bits dados e 16 bits de endereço

Registers

The 6502 only has 6 registers. Five are 8 bits wide, one is 16 bits wide.

A	Accumulator
X	Index Register X
Y	Index Register Y
PCH PCL	Program Counter
S	Stack Pointer
P	Processor Status (Flags)

Processor Status Register

N	V	-	B	D	I	Z	C
---	---	---	---	---	---	---	---

N - Negative Flag
V - Overflow Flag
B - Break Command
D - Decimal Mode
I - Int. Disable
Z - Zero Flag
C - Carry Flag

Accumulator 8 bits A

MosTech 6502 - Adotado no Apple II

Accumulator 8 bits A

Used for all arithmetic and logical operations (apart from increments and decrements). Data must be loaded into the Acc before it can be manipulated.

Index Register X 8 bits X

Usually used to hold counters or offsets for accessing memory. Contents can be compared with memory locations and incremented and decremented.

Unlike other registers (including the Y register), can be used to get a copy of the stack pointer or change its value.

Index Register Y 8 bits Y

Usually used to hold counters or offsets for accessing memory. Contents can be compared with memory locations and incremented or decremented.


Registers

The 6502 only has 6 registers. Five are 8 bits wide, one is 16 bits wide.

A	Accumulator
X	Index Register X
Y	Index Register Y
PCH PCL	Program Counter
S	Stack Pointer
P	Processor Status (Flags)

Accumulator 8 bits A

MosTech 6502 - Adotado no Apple II



Program Counter **16 bits** **PC**

Contains the address of the next instruction to be executed. Automatically incremented by the hardware, but can be altered by a jump, branch or subroutine call / return.

Stack Pointer **8 bits** **S**

The 6502 uses a 256 byte stack located on page 1 (\$0100 to \$01FF). The stack pointer is an 8 bit register that holds the least significant byte of the next free location on the stack. This means that the stack cannot be moved. The stack starts at \$01FF and grows downward. When a byte is pushed onto the stack, the stack pointer is decremented. When something is popped off the stack, it is incremented.

The hardware does not detect stack overflow. The programmer must ensure that the program does not make excessive demands on the stack space.

5


Agosto 2010

MosTech 6502 - Adotado no Apple II

Microprocessador de 8 bits dados e 16 bits de endereço


Registers

The 6502 only has 6 registers. Five are 8 bits wide, one is 16 bits wide.



Accumulator **8 bits** **A**

Processor Status Register



Accumulator

Index Register X

Index Register Y

Program Counter

Stack Pointer

Processor Status (Flags)

N - Negative Flag
V - Overflow Flag
B - Break Command
D - Decimal Mode
I - Int. Disable
Z - Zero Flag
C - Carry Flag

6

Agosto 2010

* Simulador: 6502 Simulator / Site: http://home.pacbell.net/michal_k/ / By Michal Kowalski

MosTech 6502 - Adotado no Apple II

Processor Status Register

N	V	-	B	D	I	Z	C
---	---	---	---	---	---	---	---

N - Negative Flag
V - Overflow Flag
B - Break Command
D - Decimal Mode
I - Int. Disable
Z - Zero Flag
C - Carry Flag

Also known as the flags register. Used to indicate the results of an operation. Each bit in the register signifies a different condition. Some of the instructions allow you to test the values of various bits, set them, clear them, and push the entire set onto the stack (or pop them off).

Carry Flag C

The carry flag is set if the last operation caused an overflow from the most significant bit (bit 7) of the result or an underflow from the least significant bit (bit 0).

This condition is set during arithmetic instructions, comparison instructions and during logical shifts. It can be explicitly set using the 'Set Carry Flag' (SEC) instruction and cleared with 'Clear Carry Flag' (CLC).

Zero Flag Z

The zero flag is set if the result of the last operation was zero.

7

Agosto 2010

MosTech 6502 - Adotado no Apple II

Processor Status Register

N	V	-	B	D	I	Z	C
---	---	---	---	---	---	---	---

N - Negative Flag
V - Overflow Flag
B - Break Command
D - Decimal Mode
I - Int. Disable
Z - Zero Flag
C - Carry Flag

Interrupt Disable I

The interrupt disable flag is set if the program has executed a 'Set Interrupt Disable' (SEI) instruction. While this flag is set the processor will not respond to interrupts from external devices until it is cleared by a 'Clear Interrupt Disable' (CLI) instruction.

Decimal Mode D

While the decimal mode flag is set the processor will obey the rules of Binary Coded Decimal (BCD) arithmetic during addition and subtraction. The flag can be explicitly set using 'Set Decimal Flag' (SED) and cleared with 'Clear Decimal Flag' (CLD).

Break Command B

The break command bit is set when a BRK instruction has been executed and an interrupt has been generated to process it.

Agosto 2010

MosTech 6502 - Adotado no Apple II

Processor Status Register

N	V	-	B	D	I	Z	C
---	---	---	---	---	---	---	---

N - Negative Flag
V - Overflow Flag
B - Break Command
D - Decimal Mode
I - Int. Disable
Z - Zero Flag
C - Carry Flag

Overflow Flag V

The overflow flag is set during arithmetic operations if the result has yielded an invalid 2's complement result (e.g. adding two positive numbers and ending up with a negative result: $64 + 64 \Rightarrow -128$).

If the most significant bit of the two numbers being added is the same, and if it is different to the msb of the result, then the overflow flag will be set.

Negative Flag N

The negative flag is set if the result of the last operation had the most significant bit (bit 7) set to a one.


MosTech 6502 - Adotado no Apple II

Microprocessador de 8 bits dados e 16 bits de endereço



VSS	1	40	RES
RDY	2	39	ϕ_2 (OUT)
ϕ_1 (OUT)	3	38	S0
IRQ	4	37	ϕ_0 (IN)
N.C.	5	36	N.C.
NMI	6	35	N.C.
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS

6502 Pin configuration (40-Pin DIP)



Microprocessador 6502

Programação 6502 – Addressing Modes



Basic Specifications

Clock speed 1, 2 and even 3 Mhz models were available.

Wordlength 8 bits

Input / Output Memory mapped.

There are no I/O registers in the processor, so a set of memory addresses will be allocated to the I/O devices. The motherboard hardware will ensure that if a value is written to memory address \$E000 (for example), it will be sent straight to a specific output device.

Microprocessador 6502

Programação 6502 – Addressing Modes



Addresses

Address bus 16 bits

Addresses in the range 0000000000000000 to 1111111111111111 binary

or \$0000 to \$FFFF hex

can be accessed by the processor.

Addressable Memory is therefore 64 Kb

Little endian Addresses stored least significant byte first.

A 16 bit address needs to be stored in two consecutive bytes. A little endian processor will store the address \$458D as \$8D followed by the byte \$45.

Programação 6502 – Addressing Modes

Paged Memory

Memory is viewed as a set of 256 byte pages.

The first page (\$0000 to \$00FF) is called the 'Zero page', and can be accessed by using a special addressing mode which enables you to use shorter and therefore faster executing instructions.

This makes it useful for storing tables of values or addresses that are going to be accessed frequently by your program.

The second page (\$0100 to \$01FF) is used to hold the system stack. This is used to keep track of values, especially during subroutine calls. It cannot be moved.

Other reserved locations:

\$FFFA	Address of NMI handler
\$FFFB	ditto
\$FFFC	Address of power on reset location
\$FFFD	ditto
\$FFFE	BRK / interrupt request handler
\$FFFF	ditto

Programação 6502 – Addressing Modes

Principais Modos de endereçamento

Absolute (Direct) addressing

The operand is the address in memory where the data item can be found.

LDA	\$6F55		This instruction will access memory location \$6F55, and copy the contents into the accumulator register.

Immediate addressing

The operand is the data item.

LDA	#41		This instruction will load the number 41 (\$29) into the accumulator register.

Microprocessador 6502

Programação 6502

Principais Modos de endereçamento

Indexed addressing

The operand is added to the contents of the index register, and this gives the location in memory of the data.

LDA	\$4F10,X		\$34		This instruction will access the memory location \$4F44, and copy the contents into the accumulator.
			Index Register X		

Indirect addressing

The operand is the address of a memory location which contains the address of the data item.

LDA	(\$2B57)		2B57	3C	This instruction will load the data item 44 into the accumulator register.
			2B58	6A	
			6A3C	44	

17

Set. 2010

* Simulador: 6502 Simulator / Site: http://home.pacbell.net/michal_k/ / By Michal Kowalski

Microprocessador 6502

Programação 6502

Principais Modos de endereçamento

Relative addressing

This is used in conjunction with branches. The operand is a 2's comp number (-128 - +127) which is added to the address of the instruction following the branch instruction to give the address of the instruction to be jumped to.

4545	BEQ	\$13		This BEQ command will cause control to be passed to the instruction in location \$4547 + \$13 = \$455A, provided that the zero flag is set.
4547	LDA	\$9333		

Resumo: (ver documentação associada ao Simulador do 6502)

Absolute	aaaa	Zero Page Indexed, X	aa, X
Zero Page	aa	Zero Page Indexed, Y	aa, Y
Immediate	#aa	Indirect Absolute	(aaaa)
Implicit		Indexed Indirect	(aa, X)
Accumulator	A	Indirect Indexed	(aa), Y
Absolute Indexed, X	aaaa, X	Relative	aa
Absolute Indexed, Y	aaaa, Y		

18

Set. 2010

* Simulador: 6502 Simulator / Site: http://home.pacbell.net/michal_k/ / By Michal Kowalski

Microprocessador 6502

Programação 6502 – Instruction Set

Principais Instruções

Load and Store Group

● LDA	Load Accumulator	N,Z
LDX	Load X Register	N,Z
LDY	Load Y Register	N,Z
● STA	Store Accumulator	
STX	Store X Register	
STY	Store Y Register	

Arithmetic Group

● ADC	Add with Carry	N,V,Z,C
● SBC	Subtract with Carry	N,V,Z,C

Increment and Decrement Group

● INC	Increment a memory location	N,Z
INX	Increment the X register	N,Z
INY	Increment the Y register	N,Z
● DEC	Decrement a memory location	N,Z
DEX	Decrement the X register	N,Z
DEY	Decrement the Y register	N,Z

Register Transfer Group

TAX	Transfer accumulator to X	N,Z
TAY	Transfer accumulator to Y	N,Z
TXA	Transfer X to accumulator	N,Z
TYA	Transfer Y to accumulator	N,Z

Logical Group

AND	Logical AND	N,Z
EOR	Exclusive OR	N,Z
ORA	Logical Inclusive OR	N,Z

Compare and Bit Test Group

● CMP	Compare accumulator	N,Z,C
CPX	Compare X register	N,Z,C
CPY	Compare Y register	N,Z,C
BIT	Bit Test	N,V,Z

Shift and Rotate Group

ASL	Arithmetic Shift Left	N,Z,C
LSR	Logical Shift Right	N,Z,C
ROL	Rotate Left	N,Z,C
ROR	Rotate Right	N,Z,C

19

Set. 2010

* Simulador: 6502 Simulator / Site: http://home.pacbell.net/michal_k/ / By Michal Kowalski

Microprocessador 6502

Programação 6502

Instruction Set

Principais Instruções

Subroutine and Interrupt Group

● JSR	Jump to a subroutine	
● RTS	Return from subroutine	
BRK	Force an interrupt	B
RTI	Return from Interrupt	All
NOP	No Operation	

Jump and Branch Group

● JMP	Jump to another location	
BCC	Branch if carry flag clear	
BCS	Branch if carry flag set	
● BEQ	Branch if zero flag set	
BMI	Branch if negative flag set	
● BNE	Branch if zero flag clear	
BPL	Branch if negative flag clear	
BVC	Branch if overflow flag clear	
BVS	Branch if overflow flag set	

Stack Group

TSX	Transfer stack pointer to X	N,Z
TXS	Transfer X to stack pointer	
● PHA	Push accumulator on stack	
PHP	Push processor status on stack	
● PLA	Pull accumulator from stack	N,Z
PLP	Pull processor status from stack	All

Status Flag Change Group

CLC	Clear carry flag	C
CLD	Clear decimal mode flag	D
CLI	Clear interrupt disable flag	I
CLV	Clear overflow flag	V
SEC	Set carry flag	C
SED	Set decimal mode flag	D
SEI	Set interrupt disable flag	I


20

Set. 2010

* Simulador: 6502 Simulator / Site: http://home.pacbell.net/michal_k/ / By Michal Kowalski

Microprocessador 6502

MosTech 6502 - Adotado no Apple II



21

Agosto 2010

* Simulador: 6502 Simulator / Site: http://home.pacbell.net/michal_k/ / By Michal Kowalski


2. Microprocessador Intel 8080

Arquitetura Intel 8080 Microprocessador de 8/16 bits dados e 16 bits de endereço

Intel 8080

The classic Intel CPU. This was the heart of most of the world's first microcomputers, including the Altair 8800. (Pictured in the 8085 entry below.) All modern PCs use descendants of the 8080. Indeed, an Athlon 64 or a Pentium 4 can still run something very like 8080 code!

Despite its huge influence and massive sales, the 8080 was soon overshadowed in the marketplace by the more advanced Zilog Z-80, which built on the 8080's success and owed a lot to it. Introduced at 2MHz, as time went by the 8080 was pushed up to just over 3MHz.



<http://www.redhill.net.au/c/c-1.html>
http://en.wikipedia.org/wiki/Intel_8080

Clock: 2Mz / 3Mhz	The processor had seven 8-bit registers, (A, B, C, D, E, H, and L)
Pins: 40-pin DIP	Register A: 8-bit accumulator, 16-bit register in pairs (BC, DE, HL)
Data Bus: 8 bits	The address bus had its own 16 pins, and the data bus had 8 pins
Address Bus: 16 bits	(64Kb addressable memory)
Manufacturer: Intel	Year: 1974


22

Set. 2010

2. Microprocessador Intel 8080

Arquitetura Intel 8080


CPU Registers



Microprocessador de 8/16 bits dados e 16 bits de endereço

2. Microprocessador 8080 / Z80

Arquitetura Intel 8080 / Zilog Z80



2. Microprocessador 8080 / Z80

Arquitetura Intel 8080 / Zilog Z80

CPU Registers

Main Registers Set		Alternative Registers Set		General Purpose Registers
Accumulator	Flags	Accumulator	Flags	
A	F	A'	F'	
B	C	B'	C'	
D	E	D'	E'	
H	L	H'	L'	

Interrupt Vector I	Memory Refresh R	Special Purpose Registers
Index Register	IX	
Index Register	IY	
Stack Pointer	SP	
Program Counter	PC	

25

Set. 2010

2. Microprocessador 8080 / Z80

Arquitetura Intel 8080 / Zilog Z80

The 8080 compatible registers:

AF - 8-bit accumulator (A) and flag bits (F)

Flags: Carry, Zero, Minus, Parity/overflow, Half-carry (used for BCD), and an Add/Subtract flag (usually called N) also for BCD

BC - 16-bit data/address register or two 8-bit registers

DE - 16-bit data/address register or two 8-bit registers

HL - 16-bit accumulator/address register or two 8-bit registers

SP - stack pointer, 16 bits

PC - program counter, 16 bits

Registers introduced with the Z80:

IX - 16-bit index or base register for 8-bit immediate offsets

IY - 16-bit index or base register for 8-bit immediate offsets

I - interrupt vector base register, 8 bits

R - DRAM refresh counter, 8 bits (MSB does not count)

AF' - alternate (or shadow) accumulator and flags (*toggled in and out with EX AF,AF'*)

BC',DE', and HL' - alternate (or shadow) registers (*toggled in and out with EXX*)

Four bits of interrupt status and interrupt mode status

26

Set. 2010



INFORMAÇÕES SOBRE A DISCIPLINA

USP - Universidade de São Paulo - São Carlos, SP
ICMC - Instituto de Ciências Matemáticas e de Computação
SSC - Departamento de Sistemas de Computação

Prof. Fernando Santos OSÓRIO

Web institucional: <http://www.icmc.usp.br/ssc/>

Página pessoal: <http://www.icmc.usp.br/~fosorio/>

E-mail: [fosorio \[at\] icmc. usp. br](mailto:fosorio@icmc.usp.br) ou [fosorio \[at\] gmail. com](mailto:fosorio@gmail.com)

Disciplina de Organização de Computadores I / Eng. Comp.

Estagiário PAE: Maurício A. Dias

Web disciplina: <http://wiki.icmc.usp.br/index.php/Ssc-610>

> Programa, Material de Aulas, Critérios de Avaliação,

> Lista de Exercícios, Trabalhos Práticos, Datas das Provas